Abstract-Physical-layer network coding (PNC) brings throughput improvement for wireless networks. However, its synchronization requirement is widely recognized as an obstacle to its implementation. In this paper, we focus on phase-level synchronization and propose a time-slotted carrier synchronization scheme for PNC. We then analyze the phase error tolerance of PNC under different bit error rate (BER) requirements, and the synchronization overhead for obtaining synchronous signals below the phase error margin. We also consider the impact of different hardware (in particular, the phase-locked loop) parameters on the overhead in our analysis. Afterwards, we evaluate the performance of the proposed synchronization scheme with simulations. The results show that the proposed scheme is feasible with some typical hardware parameters. The throughput gain of PNC when using the proposed scheme is only slightly lower than the theoretical gain.
I. INTRODUCTION
Relay-aided communications are widely adopted in cellular networks and ad hoc networks, when end nodes cannot directly communicate with each other [1] , [2] . Compared with the store-and-forward relaying method, network coding reduces the necessary number of communication phases, and thereby increases network throughput [3] . Physical-layer network coding (PNC) employs not only the broadcast nature of wireless channel but also the natural network coding ability derived from the superposition of electromagnetic waves [4] , which makes PNC benefit more throughput improvement than conventional network coding (CNC). This paper considers a typical two-way relay network, and the PNC process includes multiple access (MA) phase and broadcast (BC) phase, as illustrated in Fig. 1 . In this paper, we focus on the denoise-andforward (DNF) scheme of PNC, because it offers lower packet error rate compared with the amplify-and-forward scheme [5] .
Synchronization is a significant and difficult issue for PNC. Existing works on PNC often assume the presence of phase synchronization [6] - [8] . Recently, there is also much focus on asynchronous PNC schemes [9] , [10] . However, these schemes require the tracking of phase variations during data packet transmission 1 , which can be difficult especially for 1 Note that the phase difference between the two signals that are superposed may continuously change due to frequency drifts. the superposed signal. The complexity of obtaining symbol mapping under various phase differences can also be high, in particular with high level modulations. Therefore, in this paper, we focus on synchronous PNC and propose a synchronization scheme that needs relatively few and feasible modifications on existing wireless transceivers. Meanwhile, synchronous PNC also has some benefits. Because the superposed signals align with each other, the use of more efficient signal constellations [11] and capacity-approaching channel codes, such as lattice codes [12] , becomes possible. It was also proven in [13] that synchronous PNC can nearly reach the capacity region of the Gaussian two-way relay channel. Phase-level synchronization schemes have been extensively studied under the context of distributed beamforming. A round-trip carrier synchronization scheme for beamforming was studied in [14] , and its bit error rate (BER) with phase error was analyzed in [15] . Recently, synchronization schemes for beamforming were implemented both in acoustic communication systems [16] and in RF systems operating at the 2.4 GHz frequency band [17] . However, PNC differs from distributed beamforming in the sense that, in beamforming, multiple end nodes transmit identical data to the destination [16] , while in PNC, two end nodes exchange different messages via the relay. This difference implies that the mutual communication among source nodes which is often used to assist the synchronization process in beamforming is not applicable to PNC. Meanwhile, only two nodes are generally involved in the PNC process [18] and we only need to keep two nodes (rather than multiple nodes as in beamforming) synchronized. Their synchronization precision requirements can also be different. In this paper, we propose a timeslotted carrier synchronization scheme for PNC and analyze its feasibility under different hardware parameters.
The remainder of this paper is organized as follows. Section II discusses the proposed synchronization scheme.
In Section III, we analyze the relationship between the BER and the phase error level. Section IV studies the impact of the overhead and phase-locked loop (PLL) parameters on the throughput. Conclusions are drawn in Section V.
II. PROPOSED SYNCHRONIZATION SCHEME
This section proposes a carrier synchronization scheme for PNC. In the proposed scheme, round-trip estimation is exploited for phase compensation, which is widely used in the synchronization for beamforming, such as [14] and [19] . However, unlike in [14] and [19] , the scheme for PNC does not allow the two end nodes to share information, and phase ambiguity (as discussed in Section II-B) can be resolved by checking the preamble of each frame. The synchronization procedure includes frequency synchronization, phase compensation and phase inversion correction. Fig. 2 depicts the timing diagram of the proposed timeslotted synchronization scheme for a two-way relay network. In the MA phase, synchronization and transmission are performed alternately. The lengths of the synchronization time T sync and the transmitting time T trans depend on the BER requirement and several hardware parameters, which will be further discussed in Sections III and IV.
A. Synchronization Process
The synchronization process is divided into four timeslots. In timeslot 1, the relay R broadcasts a beacon b 0 (t) = cos(2πf c t+φ 0 ), where f c denotes the reference frequency, and φ 0 is defined as the initial phase at t = 0. The received beacon b R,A (t) at end node A (the case for node B is similar, therefore we only focus on node A in the subsequent discussions) is given by b R,A (t) = cos(2πf c t + φ 0 − φ A−R ), where φ A−R denotes the phase offset between the receiving node A and the sending node R. Remark that we neglect the amplitude attenuation here. The received signal b R,A (t) is input into a PLL at node A. With the continuous input of the beacon, the PLL keeps adjusting frequency and finally becomes locked, and the necessary time for the PLL to get locked is known as settling time. Then, with a sample and hold circuit, the desired output of the loop filter in the PLL is held and used for the subsequent recovery of the reference carrier. We assume the use of a second-order PLL, which is often used in the precision analysis of synchronization schemes, such as in [19] . The steady-state phase error of such a PLL is approximately zero due to a large DC loop gain [20] . In practice, digital PLLs can also be used, which generally offer higher performance than second-order analog PLLs.
In timeslots 2 and 3, the end nodes A and B respectively bounce the recovered beacons back to the relay R. By assuming channel reciprocity, the beacon that is bounced by node A and received at the relay R is given by b A,R (t) = cos (2πf c t + φ 0 − 2φ A−R + φ(t)), where φ(t) denotes the observed phase rotation caused by the frequency noise inside the free-running oscillator. We neglect the effect of φ(t) because the synchronization time is generally very short. According to the generated b 0 (t) and the received b A,R (t), the relay R can estimate the phase offset φ A−R . Thus, the estimated φ A−R is given bŷ
Then, in timeslot 4, the relay R sends the estimated phase offsets back to the end nodes. The end nodes compensate the phases of their carrier signals to ensure phase synchrony during data transmission.
During the transmitting time that follows, the PLL operates in open-loop mode. Due to the synchronization errors caused by noise, the phase drift increases with time. Consequently, synchronization needs to be performed periodically, as shown in Fig. 2 . The synchronization period also needs to be within the channel coherence time.
B. Phase-Inversion Correction
Eq. (1) indicates that the effective estimation range of phase offset is [0, π). Hence, the round-trip estimation method suffers from π-ambiguity (for instance, offsets of π/4 and 5π/4 will be both estimated as π/4). An additional phase shift of π normally leads to an inversion of the corresponding data bits. When using the XOR-based network coding scheme, this issue can be resolved by making use of the preamble of each data frame, which is a preset sequence known to both nodes. When receiving the superposed data frame, the relay first decodes the superposed preamble. If the decoded preamble is the inverse of the desired result, an inverse operation will be performed on the network-coded data before forwarding. This method can solve the phase-inversion problem because of the properties of the XOR operation:
III. BER ANALYSIS WITH PHASE ERROR
This section analyzes the relationship between the required average BER and the tolerable phase error. We focus on the quadrature phase-shift keying (QPSK) modulation in this and the subsequent sections, while the results can also easily be extended to higher level modulation schemes. We first study the phase error occurring in the transmitting period. Then, we derive the average BER under different phase error levels.
A. Phase Error Model
Upon receiving the broadcasted beacon in timeslot 1, end nodes estimate the frequency and phase of the received signals through their PLLs. During this process, additive white noise causes a random frequency offset ∆f in the estimated frequency. Within the transmitting time T trans , ∆f causes phase drifts over time. We mainly focus on the dominant frequency offsets caused by white noise and neglect impacts from flicker noise that generally has lower power [19] . As shown in Fig.  3 , the phase error process is a cyclostationary zero-mean white Gaussian process, in which ∆f relates to the additive white noise following a zero-mean Gaussian distribution [20] . The phase error at the beginning of the transmitting time is regarded as zero, since the steady-state error of second-order PLLs is very small. Due to the frequency offset, the phase drift increases linearly until the next synchronization and reaches a peak φ max . Therefore, φ max follows the same distribution, and the variance of φ max can be regarded as a metric of phase error.
B. Tolerence to Phase Error
To estimate the impact of parameters related to the synchronization scheme, we analyze the BER under different phase error levels. Fig. 4 shows the superposed signals from end nodes received at the relay R in the transmission stage. S R denotes the superposed signal. S A and S B represent QPSK signals from node A and node B respectively. With power control, we
, and the corresponding orthogonal components I A , I B , Q A and Q B share the same amplitude given by a = √ E b . When synchronization is performed, and minimum distance estimation [9] or hard decision decoding [21] is employed, S R is divided into channels I and Q, and the decision thresholds are −a and a for the superposed signal. When a relative instantaneous phase drift of φ r,i occurs between S A and S B at the i th instant as shown in Fig. 3, I where i denotes the index of the instantaneous phase drift. Since a receiver usually estimates channel state information through preambles [22] , we assume that the receiver can only track the phase rotation from knowledge of the preamble at the beginning of each data frame. Hence, the receiver is unaware of these undesired rotations in the subsequent symbols, and the decoding thresholds remain unchanged. In cases where the receiver can track the phase rotations and/or soft decoding is used, the BER performance will be no worse than that in our analysis. Therefore, our analysis provides a conservative value of the BER.
When the end nodes transmit symbols with equal probability, the BER calculated on the I-axis and the Q-axis are euqal. Therefore, we only focus on decoding in channel I in the subsequent discussions. As shown in Fig. 4 , the superposed signal in channel I is given by proj [I] (S R ) = I A + proj [I] (I B ) + proj [I] (Q B ), where proj [x] (y) denotes the orthogonal projection of the vector y into the line spanned by the vector x. When phase asynchrony exists, the noise-free superposed signal projected on the I-axis takes up to eight possible values. Hence, the superposed signal under the k th case is given by: proj [I] (S R,k ) = c 1 (1 + c 2 cos φ r,i + c 3 sin φ r,i )a, where the coefficients c 1 , c 2 and c 3 under different value of k are given in Table I . Hence, at the relay R, the exact BER P e,i with a relative instantaneous phase drift can be easily obtained by:
where E b /N 0 denotes the average per-bit signal to noise ratio (SNR) at the relay R, and N 0 represents the power spectrum density of additive white Gaussian noise (AWGN). The relative phase drift φ r,i at a certain time t can be evaluated by φ r,i (t) = φ maxr t/T trans , where φ maxr denotes the maximum relative phase drift, with standard deviation σ maxr . Due to the stochastic frequency offset and cyclic transmitting time, φ r,i at the i th instant of each cycle follows the same distribution. By using the infinitesimal approach as illustrated in Fig. 3 , the variance of φ r,i is obtained as
We then achieve the average BER for the i th time instant:
where P e,i is the BER which is evaluated from (2), and p r,i (φ r,i ) represents the probability density function (PDF) of φ r,i , with φ r,i ∼ N (0, σ 2 r,i ). According to Borel's law of large numbers, the average BER can be approximated by:
where R b denotes the bit rate on unit bandwidth, which is measured in bps/Hz. Combining (4) with (5), the average BER is further derived as
Since the values of φ max in different synchronization cycles are independent and identically distributed, the standard deviation of φ max is given by σ max = σ maxr / √ 2. Then, according to (2) , (6) can be also expressed as a function of σ max and E b /N 0 , i.e. 
C. Simulation Results
Assume n = 25, the theoretical average BER values are compared with the Monte Carlo simulation results, as shown in Fig. 5 . In the simulation, 2.56 × 10 4 bits are transmitted each time. We performed 800 simulations to obtain the overall values. It can be observed that the theoretical results nearly agree with the simulated results, although some imperfect match exists in low BER regions due to the limited number of transmitted bits in the simulations. Hence, the BER performance with impact of phase error can be predicted from (7), and this relationship between the average BER and the phase error can be used to determine the tolerable phase error with a given BER requirement in the subsequent analysis. It can also be observed that the BER increases with the rising phase error scale σ max . The average BER curves do not keep a downward trend with the increasing SNR, but level off and converge to stable values. The reason is that, in the high SNR regime, the bit errors are mainly caused by the phase error.
IV. THROUGHPUT ANALYSIS This section first studies the synchronization overhead introduced by the proposed scheme, and then analyzes the throughput performance with different PLL parameters.
A. Synchronization Overhead
Ideally, the throughput of PNC is S P N C = R b and the throughput of CNC is S CN C = 2R b /3. However, when performing PNC, phase-level synchronization introduces additional overhead, and the actual throughput is
Hence, the actual throughput gain of PNC over CNC is given by G = 3(1 − overhead)/2. Since PNC contains MA and BC phases, the time consumption for data exchange of one transmission period is 2T trans . Therefore, the synchronization overhead can be defined as According to the phase error model as shown in Fig. 3 , the relationship between the frequency offset ∆f and the transmitting time T trans is φ max = ∆f T trans , and therefore the variance of φ max is
where σ 2 f represents the variance of the frequency offset. Similar to σ max , σ f indicates the frequency offset scale, and (10) can be rewritten as T trans = σ max /σ f . Thus, according to (8)- (10), the throughput of PNC is given by
B. Impact of The PLL Settling Time
In the proposed scheme, a typical second-order PLL is applied, and the transfer function is given by
where ω n and ξ denote the natural frequency and the damping ratio respectively. The settling time T s is the time for a PLL to track the phase until getting locked, and T s ≈ 4/(ξω n ) in a second-order system [23] . Since the loop filter in the PLL is designed with a certain bandwidth, the settling time and the hold time (i.e. transmitting time) are related with each other. It follows that the synchronization time interacts with the transmitting time, which requires an explicit analysis.
With the analytical approach proposed in [19] , we calculate the statistics at specific time instants D, E and F in Fig. 3 , to associate the transmitting time T trans with the settling time T s . At the start of the transmitting time (i.e. time E), φ E = ρφ max + ψ n , where ρφ max denotes the initial error which is fraction of φ max , and ψ n denotes the the phase rotation term which is caused by noise. The variance of φ E is σ
where N p denotes the power spectral density (PSD) of the frequency noise. During the transmitting time, the frequency offset is ∆f = ω n φ E = ω n ρφ max + ω n ψ n , and σ Since φ E is small, the variance of φ F is σ
trans . Due to the cyclic procedure, σ
max . After combining the above statistics, according to [19] , we achieve
As aforementioned, T sync is composed of the settling time T s and the time for control data transmission. In timeslot 1, the relay R keeps sending the beacon until the PLLs in the end nodes are locked. Ignoring the propagation time, the duration of timeslot 1 equals T s . The subsequent synchronization timeslots are used for control data transmission, and the duration is denoted by T ctrl . Hence, T sync can be written as T sync = T s + T ctrl . With (8), (9) and (13), we can obtain the relationship between the throughput and the settling time of the PLL in the proposed synchronization scheme.
C. Simulation Results
In this subsection, we evaluate the throughput performance of the proposed scheme with consideration of the synchronization overhead. In the simulations, the PSD of the frequency noise N p is set to 7 × 10 −11 Hz −1 (−101 dBc/Hz) [24] , the damping ratio ξ is set to 1 [25] , the initial phase error fraction ρ is set to 1 % [19] , T ctrl is set to 200 µs, and R b is set to 2 bps/Hz. Fig. 6 shows the impact of the frequency offset and the synchronization time on the throughput. Assume the required average BER is 1.0 × 10 −3 . When the per-bit SNR is 15 dB, according to (7) , the sustainable phase error scale is σ max ≈ 13
• . It can be observed that with the increasing necessary synchronization time, a lower-noise oscillator (with smaller σ f ) has to be used to maintain the throughput at the same value.
Then, the throughput performance under different settling time of the PLL is investigated when the per-bit SNR is 10 dB. Fig. 7 shows the throughput performance under different average BER requirements and settling time. It can be observed that with a certain acceptable average BER, the throughput increases with the settling time and finally converges to a maximum value. This observation is because a larger settling time allows the PLL to be synchronized more precisely, making a larger transmission time possible, which also follows from (13) . However, in practice, the PLL design has to balance the time needed for synchronization against the synchronization precision. Some alternative noise sources may also exist in practice, which reduces the actual transmission time. When PNC is performed and the required average BER at the relay R is 1.367 × 10 −4 , the throughput gain over CNC converges to approximately 1.467, which is slightly lower than the theoretical throughput gain 1.5 [4] . Additionally, from the numerical results, it is clear that, with the proposed synchronization scheme, PNC outperforms CNC in most cases with reasonable BERs.
V. CONCLUSIONS
In this paper, we have proposed a phase-level synchronization scheme for PNC. The proposed scheme is based on round-trip estimation and performs synchronization periodically. Then we have investigated the relationship between the average BER requirement and the tolerable phase error. Based on this relationship, we have analyzed the performance under different conditions such as the frequency offset and the PLL settling time. The simulation results indicate that with the proposed synchronization scheme, the throughput gain of PNC over CNC can approach its theoretical value. We have focused on QPSK modulation in this paper. The case of higher-level modulated PNC as well as countermeasures for insufficient symbol alignment will be considered in our future work.
